top of page
Electronic Circuit Board

Specifications

The UCIe™ Specifications are an open industry standard developed to establish a ubiquitous interconnect at the package level and covers the die-to-die I/O physical layer, Die-to-Die protocols, and software stack which leverage the well-established PCI Express® (PCIe®) and Compute Express Link™ (CXL™) industry standards. The specifications are available by request below.

UCIe 1.0 Specification 

​The UCIe specification details the complete standardized Die-to-Die interconnect with physical layer, protocol stack, software model, and compliance testing that will enable end users to easily mix and match chiplet components from a multi-vendor ecosystem for System-on-Chip (SoC) construction, including customized SoC.  ​

In-Standard & Advanced Package Benefits

  • Enables construction of SoCs that exceed maximum reticle size

  • Reduces time-to-solution 

  • Lowers portfolio cost (product & project)

  • Enables a customizable, standard-based product for specific use cases 

  • Scales innovation (manufacturing and process locked IPs) 

UCIe 1.1 Specification 

The UCIe 1.1 Specification delivers valuable improvements in the chiplet ecosystem, extending reliability mechanisms to more protocols and supporting broader usage models. Additional enhancements are included for automotive usages – such as predictive failure analysis and health monitoring – and enabling lower-cost packaging implementations. The specification also details architectural specification attributes to define system setups and registers that will be used in test plans and compliance testing to ensure device interoperability. The UCIe 1.1 Specification is fully backward compatible with the UCIe 1.0 Specification.

Highlights of the UCIe 1.1 Specification:

  • Architectural Specification Enhancements enable compliance testing

  • Supports simultaneous multiprotocol with full link layer functionality for streaming protocols   

  • Includes runtime health monitoring and repair for automotive and high-reliability applications

  • New bump maps result in lower cost packaging

bottom of page