

The UCle™ 1.1 Specification: Future Applications of Chiplets

Dr. Debendra Das Sharma
Intel Senior Fellow and co-GM Memory
and I/O Technologies, Intel Corporation
Chairman of UCle Consortium



Meet the Presenter



Dr. Debendra Das Sharma
Intel Senior Fellow and co-GM Memory
and I/O Technologies, Intel Corporation
UCIe Consortium Chairman

Agenda

- UCIE Overview
- UCIE: An Open Standard for Chiplets
- Introducing UCIE 1.1
- UCIE – Usage Models
- Future Directions and Conclusions

130+ Member Companies and growing!

Board Members

Leaders in semiconductors, packaging, IP suppliers, foundries, and cloud service providers are joining together to drive The open chiplet ecosystem.

JOIN US!



UCIe Consortium is Open for Membership

- UCIe Consortium welcomes interested companies and institutions to join the organization at the **Contributor and Adopter level.**
- **UCIe** was founded in March 2022, incorporated in June 2022. Two levels of memberships: Contributor and Adopter
- **Contributor Membership**
 - Access the Final Specifications (ex: 1.0, 1.1, 2.0, etc.)
 - Implement with the IP protections as outlined in the Agreements
 - Right to attend Corporation trade shows or other industry events as determined by the Board
 - Participate in the technical working groups
 - Influence the direction of the technology
 - Access the intermediate (dot level) specifications
 - Election to get to the Promoter Class/ Board every year when the term of half the board completes
- **Adopter Membership**
 - Access the Final Specifications (ex: 1.0, 1.1, 2.0, etc.), but not intermediate level specifications
 - Implement with the IP protections as outlined in the Agreements
 - Right to attend Corporation trade shows or other industry events as determined by the Board

Universal Chiplet Interconnect Express (UCIe): An Open Standard for Chiplets

Guiding principles of UCIe


1. Open Ecosystem with Plug-and-play
2. Backward compatible evolution when appropriate to ensure investment protection
3. Best power, performance, and cost metrics across the industry applicable across the entire compute continuum
4. Continuously innovate to meet the needs of evolving compute landscape

(Leveraging decades of experience driving successful industry standards at the board level: PCIe, CXL, USB, etc.)



Motivation

OPEN CHIPLET: PLATFORM ON A PACKAGE



Heterogeneous Integration Fueled by an Open Chiplet Ecosystem
(Mix-and-match chiplets from different process nodes / fabs / companies / assembly)

Align Industry around an open platform to enable chiplet based solutions

- Enables construction of SoCs that exceed maximum reticle size
 - Package becomes new System-on-a-Chip (SoC) with same dies (Scale Up)
- Reduces time-to-solution (e.g., enables die reuse)
- Lowers portfolio cost (product & project)
 - Enables optimal process technologies
 - Smaller (better yield)
 - Reduces IP porting costs
 - Lowers product SKU cost
- Enables a customizable, standard-based product for specific use cases (bespoke solutions)
- Scales innovation (manufacturing/ process locked IPs)

Key Metrics and Adoption Criteria

Key Technology Metrics

- Bandwidth density (linear & area)
 - Data Rate & Bump Pitch
- Energy Efficiency (pJ/b)
 - Scalable energy consumption
 - Low idle power (entry/exit time)
- Latency (end-to-end: Tx+Rx)
- Channel Reach
- Technology, frequency, & BER
- Reliability & Availability
- Cost (Standard vs advanced packaging)


Factors Affecting Wide Adoption

- Interoperability
- Full-stack, plug-and-play with existing s/w is+
- Different usages/segments
- Technology
 - Across process nodes & packaging options
 - Power delivery & cooling
 - Repair strategy (failure/yield improvement)
 - Debug – controllability & observability
- Broad industry support / Open ecosystem
 - Learnings from other standards efforts


UCIe - Architected and specified from the ground-up to deliver the best KPIs while meeting wide adoption criteria to drive innovations at package level

UCIe 1.0 Specification

- **Layered Approach with industry-leading KPIs**
- **Physical Layer:** Die-to-Die I/O
- **Die to Die Adapter:** Reliable delivery
 - Support for multiple protocols: bypassed in raw mode
- **Protocol:** CXL/PCIe and Streaming
 - **CXL™/PCIe® for volume attach and plug-and-play**
 - SoC construction issues are addressed w/ CXL/PCIe
 - CXL/PCIe addresses common use cases
 - I/O attach, Memory, Accelerator
 - **Streaming for other protocols**
 - Scale-up (e.g., CPU/ GP-GPU/Switch from smaller dies)
 - Protocol can be anything (e.g., AXI/CHI/SFI/CPI/ etc)
 - Raw Mode only
- **Well defined specification:** interoperability and future evolution
 - Configuration register for discovery and run-time
 - control and status reporting in each layer
 - transparent to existing drivers
 - Form-factor and Management
 - Compliance for interoperability
 - Plug-and-play IPs with RDI/ FDI interface




UCIe 1.0: Supports Standard and Advanced Packages



Advanced Packages: 2.5D – power-efficient, high bandwidth density

Dies can be manufactured anywhere and assembled anywhere – can mix 2D and 2.5D in same package – Flexibility for SoC designer



One UCIe 1.0 spec supports **different flavors** of packaging options to build an open ecosystem

UCIe PHY: Bump-out for Interoperability

- UCIe architected with process portability in mind
 - Circuit components can be built with common digital/ analog structures
- Bump-out specified in the specification for interoperability even with future bump-pitch reductions
 - Die rotation and mirroring supported

	txdatasb		txcksb		vccaon		vccaon		rxcksb		rxdatasb
vccio	vss	vccio	vss	vccio	vccio	vss	vss	vccio	vss	vccio	vss
vss	txdata7	txdata9	txdata11	vss	rxdata8	rxdata10	rxdata9	rxckp	rxdata7	rxdata4	
vss	txdata5	txdata6	txckn	txdata8	txdata10	rxdata11	rxdata11	rxckn	rxdata7	rxdata5	
vccio	txdata4	vss	vss	txdata15	vccio	rxdata14	vss	rxtrk	vss	rxdata0	
vccio	txdata1	txdata3	txvld	txdata13	vccio	rxdata14	rxdata12	rxvld	rxdata2	rxdata1	
vss	txdata0	txdata2	txtrk	txdata12	vss	rxdata15	rxdata13	rxvld	rxdata3		

(UCIe-S Unstacked Bump-out)


	m1txdatasb	m2rxdatasb	m1txcksb	m2rxcksb	vccaon	vccaon	m2txcksb	m1rxcksb	m2txdatasb	m1rxdatasb	vccaon
vss	vccio	vss	vccio	vss	vccio	vss	vccio	vss	vccio	vss	vccio
m2rxdata4	m2rxdata6	m2rxckp	m2rxdata8	m2rxdata10	m2txdata11	m2txckn	m2txdata7	m2txdata5			
m2rxdata5	m2rxdata7	m2rxckn	m2rxdata9	m2rxdata11	m2txdata10	m2txckp	m2txdata6	m2txdata4			
m2rxdata0	vss	vss	vss	vss	vss	vss	vss	vss			
m2rxdata1	m2rxdata2	m2rxtrk	m2rxdata12	m2rxdata14	m2txdata15	m2txvld	m2txdata3	m2txdata1			
	m2rxdata3	m2rxvld	m2rxdata13	m2rxdata15	m2txdata14	m2txtrk	m2txdata2	m2txdata0			
vccio	vss	vccio	vss	vccio	vccio	vss	vccio	vss	vccio	vccio	
vss	m1txdata7	m1txckn	m1txdata9	m1txdata11	vss	m1rxdata8	m1rxdata6	m1rxdata4			
vss	m1txdata5	m1txckn	m1txdata8	m1txdata10	vss	m1rxdata10	m1rxckp	m1rxdata7			
vccio	m1txdata4	m1txckp	m1txdata10	m1txdata11	vccio	m1rxdata11	m1rxckn	m1rxdata5			
vss	m1txdata1	m1txvld	m1txdata15	m1txdata15	vccio	m1rxdata14	m1rxtrk	m1rxdata0			
vccio	m1txdata0	m1txdata3	m1txtrk	m1txdata13	vccio	m1rxdata15	m1rxvld	m1rxdata2			
vss	m1txdata2	m1txtrk	m1txdata12	m1txdata14	vss	m1rxdata13	m1rxvld	m1rxdata1			

(UCIe-S Stacked Bump-out)

Fixed beachfront allows for Multi-generational compatibility
As bump pitches decrease

txdatasb	rxcksb	txdatasb	vccio	vccio	txcksb	txdatasb	txcksb	txdatasb
rxdata0	rxdata0	rxdata15	rxdata14	rxdata29	rxdata14	rxdata13	rxdata0	rxdata0
rxdata3	rxdata5	rxdata36	rxdata33	rxdata31	rxdata15	rxdata12	rxdata0	rxdata0
vss	rxdata8	rxdata37	rxdata32	rxdata27	rxdata15	rxdata10	rxdata1	rxdata1
rxdata2	rxdata7	rxdata38	vccio	rxdata25	rxdata17	rxdata9	vss	rxdata2
rxdata1	rxdata6	rxdata39	vccio	rxckp	rxdata18	rxdata8	rxdata2	rxdata2
vss	rxdata5	rxckn	rxckn	rxckn	rxdata19	rxdata3	rxdata3	rxdata3
rxdata0	rxdata4	rxdata40	rxvld	rxckp	rxdata20	rxdata7	vss	rxdata4
rxdata5	rxdata3	rxdata41	rxtrk	rxdata21	rxdata6	rxdata4	vss	rxdata5
vss	rxdata2	rxdata42	vccio	rxdata22	rxdata5	rxdata4	vss	rxdata6
vccio	vccio	txdata21	vccio	vccio	txdata41	txdata58	vccio	txdata6
txdata4	txdata5	txdata22	txckp	txtrk	txdata40	txdata57	vss	txdata7
vss	txdata6	txdata23	txckn	txvld	txdata43	txdata59	vss	txdata8
txdata3	txdata8	txdata18	txckp	txvld	txdata39	txdata55	vss	txdata9
txdata2	txdata7	txdata17	vccio	txckn	txdata38	txdata54	vss	txdata10
vccio	txdata9	txdata25	vccio	vss	txdata46	txdata61	vss	txdata11
txdata1	txdata10	txdata26	txdata20	txdata37	txdata47	txdata62	vss	txdata12
txdata0	txdata11	txdata27	txdata31	txdata32	txdata48	txdata63	vss	txdata13
vss	txdata12	vss	txdata33	vss	txdata49	txdata64	vss	txdata14
vss	txdata13	txdata15	txdata30	txdata36	txdata49	txdata65	vss	txdata15
txdata0	txdata14	txdata28	txdata34	txdata35	txdata50	txdata66	vss	txdata16
vccio	vccio	vccio	vccio	vccio	vccio	vccio	vccio	txdata17


(UCIe-A Bump-out)



CoWos or EMIB or FoCoS or similar tight-pitch tech


Physical Layer

- Unit is One Module: uni-directional: 1, 2, or 4 modules form a Link
 - 16 (64) SE Lanes for Std (Adv)
 - 1 SE Lane of valid
 - 1 differential pair of forwarded clock
 - 1 lane (SE) calibration - Track
 - Lane reversal on Transmit side
 - Reliability: Spare Lanes in Adv; degradation in Std
 - Supported frequencies: 4, 8, 12, 16, 24, 32 GHz
 - A component must support all data rates up to its advertised maximum data rate for interoperability
 - B/W per module/ dir: 64 GB/s Std, 256 GB/s Adv: Two module gets 2X, 4-module gets 4X
- Sideband: always on; 2 Lanes/ direction @ 800 MHz – data and clock
 - Used for training, debug, management, etc; Leverages depopulated bumps to ensure no extra shore-line
- Valid used for effective dynamic power management




D2D Adapter and Flit Mapping through FDI


- Responsible for packetization
 - Adds Flit Header (2B) and CRC (2B)
- Supported Flit Sizes: 68B and two flavors of 256B
 - Decided at negotiation
- Flit Hdr (2B): Protocol ID (3b), Credit (1b), Flit Ack/Nak management (2b command + 8b sequence number), Rsvd (2b)
- CRC: Covers 128B payload (smaller payloads are 0-extended)
 - Triple bit flip detection guarantee with 16 bits
 - Replay if CRC fails
 - Sample RTL code for CRC provided in the spec



(a. 68-Byte Flit – usage CXL 2.0/ PCIe Non-Flit Mode/ Streaming)



(b. 256-Byte Flit – usage CXL 3.0/ PCIe 6.0)



(c. 256-Byte Latency-Optimized Flit – usage CXL 3.0/ Streaming)

(Opt Flit is for better link efficiency to use the unused CRC/ FEC bytes in PCIe/ CXL)

Introducing UCIE 1.1

Enhancements for **Automotive Segment** Usage

New Usages: Streaming Protocols with Full Stack

Cost Optimization for **Advanced Packaging**

Enhancements for **Compliance Testing**

UCIE 1.1 is Fully Backward Compatible with UCIE 1.0



UCIe 1.1: Automotive Enhancements


- Automotive is an important segment of the compute continuum – Announcing the formation of an Automotive WG to explore enhancing UCIe for automotive usages
- Automotive moving towards UCIe based chiplets to leverage the broad ecosystem
- UCIe is a compelling technology for automotive compute needs. UCIe 1.1 has the following enhancements building on UCIe 1.0:
 - Preventive Monitoring for link health
 - Run-time testability of failure rate of the link
 - Field repairability to get around faults

UCIe 1.1: Automotive Enhancements

- **Preventive Monitoring:**
 - Added new registers to capture Eye Margin (eye width and eye height, if applicable) information in a standard format from training
 - SW can trigger periodic retrain of the link to get eye margin info using existing UCIe 1.0 mechanism
- **Run-time Testability of Link Health**
 - Existing mechanism in UCIe 1.0: Periodic parity Flit injection and checking for monitoring health of each Lane in mission mode
 - Enhancements in UCIe 1.1: Per-Lane error Log/ counter with ability to send interrupt
 - Usage: Software can inject periodic parity Flit and monitor the UCIe 1.1 error log register to assess the health of each Lane to assess the Link health and repair if needed
- **Field Repairability**
 - Already present with UCIe 1.0 (mask Lane, retrain, etc) – so no changes in this area
- **We will continue to monitor and meet the automotive needs**

UCIe 1.1: Streaming Protocols on Full Stack

- UCIe 1.0 supports Streaming Protocol (e.g., AXI, CHI, SMP coherency protocols, SFI, CPI) only in Raw Mode
- Two enhancements with UCIe 1.1 (raw mode still supported)
 1. Streaming Protocols can use the D2D adapter
 - Enables them to reuse the CRC, Retry etc.
 - Mechanism: map streaming to existing Flit Formats at FDI interface
 2. Streaming Protocols can multiplex with other protocols with on-demand interleaving
 - Enables co-existence of multiple protocols (e.g., streaming for processing, PCIe for discovery, DMA, TLB, error reporting, interrupt, etc.) for different use cases
 - Mechanism: Protocol muxing for Streaming protocol with existing Flit Formats at FDI interface




UCIe 1.1: Streaming Protocol Flit Formats

Format Number	Flit Format Name	PCIe Non-Flit Mode	PCIe Flit Mode	CXL 68B Flit Mode	CXL 256B Flit Mode	Streaming	
						UCIe 1.0	UCIe 1.1
1	Raw	Optional	Optional	Optional	Optional	Mandatory	
2	68B	Mandatory	N/A	Mandatory	N/A	N/A	Supported
3	Standard 256B End Header	N/A	Mandatory	N/A	N/A	N/A	Supported
4	Standard 256B Start Header	N/A	Optional	N/A	Mandatory	N/A	Supported
5	Latency Optimized 256B without optional bytes	N/A	N/A	N/A	Optional	N/A	Supported
6	Latency Optimized 256B with optional bytes	N/A	Strongly Recommended	N/A	Strongly Recommended	N/A	Supported

UCIe-A Bump Map Optimization


- Two newly introduced bumpout configurations for maintaining optimized BW/mm² across allowable bump pitch range
 - Existing bumpout : 10-column
 - New: 8-column, 16-column
 - Suggested usage guideline:

BP	Max Data Rate by Spec	Columns within 388.8 shoreline
25-30	12	16
31-37	16	
38-44	24	10
45-50	32	
51-55	32	8




16Col

Recommended for 25-37um bump pitch



10Col (in spec 1.0)


Recommended for 38-50um bump pitch



8Col


Recommended for 51-55um bump pitch

UCIe-A Area/Column Type Efficiency Plots




- Points of overlap are the optimal cross-over points between recommended 8/10/16-column bump maps
- At the lower bump pitch range, >80% area efficiency is acceptable given overall magnitude of PHY depth is lower
- As bump pitch increases, >90% area efficiency is desired due to the much bigger PHY depth (um)
 - Example: 10% of 1000um is greater than 20% of 400um

Physical Illustration x64 Bump Maps




16-Col at 25 μm pitch
 388.8 μm shoreline
 ~388 μm depth



10-Col at 45 μm pitch
 388.8 μm shoreline
 ~1043 μm depth

In UCIE 1.0 spec: No change




8-Col at 55 μm pitch
 388.8 μm shoreline
 ~1585 μm depth

Note: Die bottom view looking at the micro bumps. The orientation is only for illustration purpose. The "die edge" shown on the left can be any of the four edges of a die.


UCIe 1.1: Reduced Width for Cost Optimization

- Some usages need x32 width native width in addition to x64 (e.g., FPGAs with lots of parallel narrower widths consistent with processing capability). One can not gang-up these x32s though (that would be x64s)
- x64 can interoperate with a x32 by utilizing only the lower 32 lanes per module



X32 enables lower-cost advanced packaging by allowing single layer routing in addition silicon area reduction by $\sim 40\%$

UCIe Compliance: Setup



Ingredients: Reference known good package with Reference Channels, Golden Die, DUT


UCIe 1.1 Enhancements: Compliance

- **PHY Level Compliance:**
 - Timing/ Voltage margin, BER measurement, Lane to lane skew, Even/Odd eye asymmetry, Tx EQ
 - register based control
 - Golden die: all above plus ability to inject errors/ cause timeouts in various phases of training
- **D2D Adapter Compliance:**
 - DUT: Register based injection of NOP/Test Flit, Replay etc.
 - Golden Die: Support all formats, ability to inject the above, error in sideband, etc.
- **Protocol Compliance: Expected to be orchestrated through an FPGA / dedicated silicon connected to the golden die**
 - Leverage PCIe and CXL protocol compliance as defined by those specifications
 - Streaming Protocols: Use their respective compliance

UCIe Usage Models

Usage Models for UCIe: SoC at Package level


- SoC as a Package level construct
 - Standard and/ or Advanced package
 - Homogeneous and/or heterogeneous chiplets
 - Mix and match chiplets from multiple suppliers
- Across segments: Hand-held, Client, Server, Workstation, Comms, HPC, Automotive, IoT, etc.
- UCIe PHY and D2D adapter common
 - PCIe/CXL protocol for plug-and-play
 - Streaming for others (similar to board level connectivity today where scale-up systems are on PCIe PHY)
 - Similar to PCIe/ CXL at board level




Processors: symmetric coherency protocol mapped on UCIe through FDI
Memory: CXL.Mem mapped on UCIe through FDI
Accelerators: PCIe/ CXL mapped on UCIe through FDI
Modem/ RF/ Optical: Raw mode on UCIe

Example Scale-up SoC from Homogeneous Dies: Large Switch with On-Die Protocol as Streaming Over UCIe


- Need large radix CXL switches – challenges: reticle limit, cost, etc.
- UCIe based Chipllets should help with scalable products
- 64G Gen6 x16b CXL links
- UCIe as d2d interconnect – while this is a scale-up CXL switch, a switch vendor may prefer to have their on-die interconnect protocol be transported over UCIe rather than create a hierarchy of switches which will not work for CXL 2.0 tree-based topology



Small CXL Switch (128 lanes)



Medium-sized CXL Switch (256 lanes)




Large CXL switch (512 lanes)

Unused x16 ports
(2 per die)



One can construct CPUs (low, medium, large core-count CPUs) from smaller dies connected through UCIe using the same principle
Here the UCIe PHY and D2D adapter will carry the packetized version of internal CPU interconnect fabric

Ack: Nathan Kalyanasundaram

Example Scale-up Package using Streaming and Open-Plug-In using PCIe/ CXL



- Transporting the same on-chip protocol allows seamless use of architecture specific features without protocol conversion
- Streaming interface with additional flit formats provide link robustness using UCIe defined data-link CRC and retry




- Any device type in this open plug-in slot with CXL (or CHI if both support it)

Not drawn to scale


Ack: Marvin Denman, Bruce Mathewson, Francisco Socal, Durgesh Srivastava, Dong Wei

UCIe Usage: Off-package Connectivity w/Retimers





(Use Case: Load-Store I/O (CXL) as the fabric across the Pod providing low-latency and high bandwidth resource pooling/ sharing as well as message passing)

(Another example can be multi-terabit networking switches Constructed from UCIe-based co-packaged optics and partitionable networking switch dies connected through UCIe on package)




Provision to extend off-package with UCIe Retimers connecting to other media (e.g., optics)

(Optical connections: Intra-Rack and Pod)



(Switch dies connected through UCIe PHY + Adapter Running a proprietary switch internal protocol)





UCIe 1.0/ 1.1: Characteristics and Key Metrics

CHARACTERISTICS	STANDARD PACKAGE	ADVANCED PACKAGE	COMMENTS
Data Rate (GT/s)	4, 8, 12, 16, 24, 32		Lower speeds must be supported -interop (e.g., 4, 8, 12 for 12G device)
Width (each cluster)	16	64	Width degradation in Standard, spare lanes in Advanced
Bump Pitch (um)	100 - 130	25 - 55	Interoperate across bump pitches in each package type across nodes
Channel Reach (mm)	<= 25	<=2	

KPIs / TARGET FOR KEY METRICS	STANDARD PACKAGE	ADVANCED PACKAGE	COMMENTS
B/W Shoreline (GB/s/mm)	28 - 224	165 - 1317	Conservatively estimated: AP: 45u; Standard: 110u; Proportionate to data rate (4G - 32G)
B/W Density (GB/s/mm ²)	22-125	188-1350	
Power Efficiency target (pJ/b)	0.5	0.25	
Low-power entry/exit latency	0.5ns <=16G, 0.5-1ns >=24G		Power savings estimated at >= 85%
Latency (Tx + Rx)	< 2ns		Includes D2D Adapter and PHY (FDI to bump and back)
Reliability (FIT)	0 < FIT (Failure In Time) << 1		FIT: #failures in a billion hours (expecting ~1E-10) w/ UCIe Flit Mode

UCIe 1.0/1.1 delivers the best KPIs while meeting the projected needs for the next 5-6 years across the compute continuum.

Ingredients for a Broad Inter-operable Chipllet Ecosystem




Well-defined Specs
 (Electrical, Logical, Protocol (e.g., PCIe/CXL) Software, Form-Factor, Management)

Test criteria based on Specs
 (Test Definitions, Pass/Fail Criteria: Electrical, Logical, Protocol, Software)

Test H/W & S/W
Validates
 Test criteria

- Compliance
- Interoperability



Predictable path to design compliance with UCIE



The First UCIe Silicon Interoperability: Intel silicon on Intel Process with Synopsys silicon on TSMC process


Sept 19, 2023

Universal Chiplet Interconnect Express (UCIe) [+ Follow](#)
3,739 followers
1h · 🌐

At today's Intel Innovation keynote, [Pat Gelsinger](#) showcased the first UCIe interoperable demo featuring technology from UCIe Consortium member companies [Intel Corporation](#), [Synopsys Inc](#) and [TSMC](#).

The Pike Creek test silicon contains an Intel UCIe IP chiplet fabricates on IFS Intel 3 and a Synopsys UCIe IP chiplet fabricated on a TSMC N3E process node and packaged using EMIB advanced packaging technology. This demo highlights the UCIe open standard-based chiplet ecosystem, and the future of chiplet interoperability.

Learn more from [Tom's Hardware](#): <https://bit.ly/3Lpzn5i>
[#UCIe](#) [#UCIeConsortium](#) [#chiplets](#)

A close-up photograph of a person's hand holding a small, square, blue chiplet. The chiplet has a central square cutout and some markings on its surface. The background is dark.

Summary

- **UCIe Consortium continues to evolve the UCIe Technology in a backward-compatible manner comprehending new usage models, additional cost optimization, and a robust compliance mechanism**
- **UCIe is an open industry standard that establishes an open chiplet ecosystem and ubiquitous interconnect at the package level.**
 - Tremendous support across the industry with several companies announcing IP/VIP availability
 - Evolving as the interconnect of SoCs the same way PCIe and CXL did at the board level
 - UCIe 1.1 Specification is available to the public <https://www.uciexpress.org/specification>
- UCIe Consortium welcomes interested companies and institutions to join the organization at the **Contributor or Adopter level.**
- **6 Technical Working Groups** (Electrical, Protocol, Form Factor/Compliance, Manageability / Security, Systems and Software, Automotive) and **Marketing Working Group** driving the technology forward
 - Plenty of innovations happening in the consortium
- **Join us if you have not done so! Learn more by visiting www.UCIexpress.org**

Q&A

Please share your questions in the Question Box



Thank You

www.UCIexpress.org

