Universal Chiplet Interconnect Express (UCIe)

Building an open ecosystem of chiplets for on-package innovations

Presented by UCIe Promoters

EMBARGOED until March 2, 2022
“It may prove to be more economical to build large systems out of smaller functions, which are separately packaged and interconnected.”

- Gordon E. Moore

*"Cramming more components onto integrated circuits," Electronics, Volume 38, Number 8, April 19, 1965
Align Industry around an open platform to enable chiplet based solutions

- Enables construction of SoCs that exceed maximum reticle size
  - Package becomes new System-on-a-Chip (SoC) with same dies (Scale Up)
- Reduces time-to-solution (e.g., enables die reuse)
- Lowers portfolio cost (product & project)
  - Enables optimal process technologies
  - Smaller (better yield)
  - Reduces IP porting costs
  - Lowers product SKU cost
- Enables a customizable, standard-based product for specific use cases (bespoke solutions)
- Scales innovation (manufacturing and process locked IPs)
Key Metrics and Adoption Criteria

UCIe - Architected and specified from the ground-up to deliver the best KPIs while meeting wide adoption criteria

Key Performance Indicators

- Bandwidth density (linear & area)
  - Data Rate & Bump Pitch
- Energy Efficiency (pJ/b)
  - Scalable energy consumption
  - Low idle power (entry/exit time)
- Latency (end-to-end: Tx+Rx)
- Channel Reach
  - Technology, frequency, & BER
- Reliability & Availability
- Cost
  - Standard vs advanced packaging

Factors Affecting Wide Adoption

- Interoperability
  - Full-stack, plug-and-play with existing s/w is+
  - Different usages/segments
- Technology
  - Across process nodes & packaging options
  - Power delivery & cooling
  - Repair strategy (failure/yield improvement)
  - Debug – controllability & observability
- Broad industry support / Open ecosystem
  - Learnings from other standards efforts
Jumpstarting UCIe
Intel donates initial specification

• **Focus of UCIe 1.0 Specification**
  • Physical Layer: Die-to-Die I/O with industry-leading KPIs
    • Protocol: CXL™/PCIe® for near term volume attach
      • SoC construction issues are addressed since CXL/PCIe is a board-to-board interface
      • CXL/PCIe addresses common use cases
        • I/O attach with PCIe/CXL.io
        • Memory use cases: CXL.mem
        • Accelerator use cases: CXL.cache
  • Well defined specification: ensure interoperability and future evolution

• **Future**: the chiplet journey is just starting!!
  • Other protocols
  • Advanced Chiplet form-factors (e.g., 3D)
  • Chiplet management
  • More to come ....

(Different flavors of packaging options supported to build an open ecosystem)
Usage Models Supported by UCIe

SoC Package level construction for wide range of usages from Hand-held to high-end servers

✓ Mix and match dies from multiple sources with different packaging options

UCIe / CXL through UCIe Retimer

Provision to extend off-package with UCIe Retimers connecting to other media (e.g., optics, electrical cable, mmWave)
## UCIe 1.0: Characteristics and Key Metrics

<table>
<thead>
<tr>
<th>CHARACTERISTICS</th>
<th>STANDARD PACKAGE</th>
<th>ADVANCED PACKAGE</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Rate (GT/s)</td>
<td>4, 8, 12, 16, 24, 32</td>
<td></td>
<td>Lower speeds must be supported - interop (e.g., 4, 8, 12 for 12G device)</td>
</tr>
<tr>
<td>Width (each cluster)</td>
<td>16</td>
<td>64</td>
<td>Width degradation in Standard, spare lanes in Advanced</td>
</tr>
<tr>
<td>Bump Pitch (um)</td>
<td>100 – 130</td>
<td>25 - 55</td>
<td>Interoperate across bump pitches in each package type across nodes</td>
</tr>
<tr>
<td>Channel Reach (mm)</td>
<td>&lt;= 25</td>
<td>&lt;=2</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>KPIs / TARGET FOR KEY METRICS</th>
<th>STANDARD PACKAGE</th>
<th>ADVANCED PACKAGE</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>B/W Shoreline (GB/s/mm)</td>
<td>28 – 224</td>
<td>165 – 1317</td>
<td>Conservatively estimated: AP: 45u; Standard: 110u; Proportionate to data rate (4G – 32G)</td>
</tr>
<tr>
<td>B/W Density (GB/s/mm²)</td>
<td>22-125</td>
<td>188-1350</td>
<td></td>
</tr>
<tr>
<td>Power Efficiency target (pJ/b)</td>
<td>0.5</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>Low-power entry/exit latency</td>
<td>0.5ns &lt;=16G, 0.5-1ns &gt;=24G</td>
<td></td>
<td>Power savings estimated at &gt;= 85%</td>
</tr>
<tr>
<td>Latency (Tx + Rx)</td>
<td>&lt; 2ns</td>
<td></td>
<td>Includes D2D Adapter and PHY (FDI to bump and back)</td>
</tr>
<tr>
<td>Reliability (FIT)</td>
<td>0 &lt; FIT (Failure In Time) &lt;= 1</td>
<td></td>
<td>FIT: #failures in a billion hours (expecting ~1E-10) w/ UCIe Flit Mode</td>
</tr>
</tbody>
</table>

UCIe 1.0 delivers the best KPIs while meeting the projected needs for the next 5-6 years. Wide industry leader adoption spanning semiconductor, manufacturing, assembly, & cloud segments.
Leaders in semiconductors, packaging, IP suppliers, foundries, and cloud service providers are joining together to drive a new open chiplet ecosystem.

JOIN US!
Summary

• **Leaders in semiconductors, packaging, IP suppliers, foundries, and cloud service providers join forces** to launch new **Universal Chiplet Interconnect Express (UCIe)** technology to standardize the chiplet ecosystem today and future generations of chiplet technology.

• **UCIe 1.0 Specification** ratified to provide a complete standardized die-to-die interconnect with physical layer, protocol stack, software model, and compliance testing that will enable end users to easily mix and match chiplet components from a multi-vendor ecosystem for System-on-Chip (SoC) construction, including customized SoC.

• **New open standard establishes an open chiplet ecosystem and ubiquitous interconnect at the package level.**

• Interested companies and institutions are encouraged to join. Learn more, including how to join: [www.UCIexpress.org](http://www.UCIexpress.org)
Thank You

www.UCIexpress.org
Backup Content
Heterogeneous Integration and Open Chiplet Ecosystem

SoCs will consist of chiplets designed, manufactured and assembled by various companies.

Heterogeneous chiplet integration is the future of the semiconductor industry.